
2007 Microchip Technology Inc.
Preliminary
DS70165E-page 113
dsPIC33F
REGISTER 6-14:
IEC4: INTERRUPT ENABLE CONTROL REGISTER 4
U-0
—
bit 15
bit 8
R/W-0
U-0
R/W-0
C2TXIE
C1TXIE
DMA7IE
DMA6IE
—
U2EIE
U1EIE
FLTBIE
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 15-8
Unimplemented: Read as ‘0’
bit 7
C2TXIE: ECAN2 Transmit Data Request Interrupt Enable bit
1
= Interrupt request has occurred
0
= Interrupt request has not occurred
bit 6
C1TXIE: ECAN1 Transmit Data Request Interrupt Enable bit
1
= Interrupt request has occurred
0
= Interrupt request has not occurred
bit 5
DMA7IE: DMA Channel 7 Data Transfer Complete Enable Status bit
1
= Interrupt request has occurred
0
= Interrupt request has not occurred
bit 4
DMA6IE: DMA Channel 6 Data Transfer Complete Enable Status bit
1
= Interrupt request has occurred
0
= Interrupt request has not occurred
bit 3
Unimplemented: Read as ‘0’
bit 2
U2EIE: UART2 Error Interrupt Enable bit
1
= Interrupt request has occurred
0
= Interrupt request has not occurred
bit 1
U1EIE: UART1 Error Interrupt Enable bit
1
= Interrupt request has occurred
0
= Interrupt request has not occurred
bit 0
FLTBIE: PWM Fault B Interrupt Enable bit
1
= Interrupt request has occurred
0
= Interrupt request has not occurred